REXX uses do ... end, were they are optional for some single statement control structures. VHDL does not use begin for most of its constructions. -- Ciao, Eric
